A hundredfold increase of scan data volume has been predicted for the next ten years. This position statement discusses the implications on ATE and EDA, within the constraints of test cost, quality, and time-to-market. The first conclusion will be that the demandfor more scan data can be met without increasing 
, such as enhanced RPCT [3] , ensure that scan I/O rates are no longer limited by scan chains but rather by I/O pads. The resulting shorter scan chains require fewer scan chain shifts and thus dissipate less power in a given test time. For high-end digital-intense chips, migration to PCIe bit rates can achieve a similar tenfold speed-up.
ATE memory size scales with scan I/O rates
Modem ATE stores test pattern data in commercial DRAMs, whose capacity doubles every 3 years and thus will grow tenfold by 2018 There is room for higher compression As clock rates saturate, more processing power is expected from multiple parallel cores, which enables sharing of test data among equal cores, see e.g. [4] . Even for consumer devices, the ITRS roadmap [1] estimates a 4-I0x test data volume reduction from concurrent core test. Here, a 4x reduction will be assumed.
More complex faults will likely place increasingly complex, yet still relatively sparse constraints on involved scan locations, which will lead to low entropy of (compacted) scan patterns. Those patterns appear highly compressible, e.g. using reconfigurable or random access scan chain architectures [5] . The anticipated 10-fold increase in raw scan data per gate can presumably reduce to a 2x increase of compressed data, i.e. compressed 5x. EDA companies may set more aggressive expectations.
Scan data volume needs can be met All together, there is a potential to provide 200 times more raw scan data, without increasing test cost; 1 Ox from ATE, 4x from concurrent core test, and 5x from true compression, leaving margin to the required factor of 120.
Scan coverage will still leave gaps to fill
But, is more scan data all we need to guarantee required quality levels? Devices with enough design margin, based on mature processes, with nominal quality expectations, and no need for speed binning have the best chance of getting along with structural test alone. For leading edge devices, there is evidence that structural testing alone is and will not be enough. (1) The effectiveness of N-detect patterns can only be explained with unmodeled defects, for which ATPG provides just collateral coverage. (2) Today, most high volume consumer devices rely on increasingly tedious functional tests to achieve low DPM levels. (3) System-level test is often used, but rarely acknowledged as the last resort for catching remaining test escapes. (4) MPUs and GPUs rely on substantial coverage from functional, instruction-based testing, not only for speedbinning. This is not a surprise, since more and more device errors appear under complex interactions of device activity, multiple clock trees and clock domains, supply voltages, and thermal conditions, while scan testing is done under quite artificial conditions. Complex heterogeneous SiPs, dense 3D packages, and through silicon vias (TSV) will lead to even more complex interactions between neighboring dice. It is difficult to imagine that ATPG will soon be aware of activity-induced IR drop along a stack of dies, be aware of (localized) mutual thermal heating between adjacent dies, and work holistically across dies that have been designed by different companies with different tools for different processes using different design and test methodologies. Conversely, it also stretches one's imagination to believe that isolated testing of blocks and their intended connections would imply system quality, which presupposes that unintended interactions have been removed before committing to production.
We need to add more realistic testing
To close the afore mentioned coverage gaps, structural tests must be complemented with more system-like testing that exposes the DUT to realistic stressful test conditions, defined by internal device activity, I/O conditions, clocking, supply voltages, and thermal conditions. Most true system-level tests run for minutes on dedicated test stations, which make them difficult to deploy at test houses. All this explains a growing urge towards approximations of system-level tests on ATE. Integration of whole systems in SoCs, SiP or 3D packages makes this not only necessary but also possible, since such DUTs are acting more autonomously with a large number of internal CPUs and require less tight interactions with their test environment. In such system-like tests, ATE interacts with intelligent devices at a transaction level through (standardized) host interfaces [6] , makes pass/fail determination based on non-deterministic protocols, and provides well-controllable, stressful test conditions, e.g. using sequenced, modulated device power supplies.
Given the diminishing returns of the last scan patterns, it may be beneficial to trade some scan test time for more system-like testing.
